Regviz

Espressif Systems /ESP32-S2 /EXTMEM /PRO_DCACHE_CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PRO_DCACHE_CTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-S2/EXTMEM/PRO_DCACHE_CTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (PRO_DCACHE_ENABLE)PRO_DCACHE_ENABLE 0 (PRO_DCACHE_SETSIZE_MODE)PRO_DCACHE_SETSIZE_MODE 0 (PRO_DCACHE_BLOCKSIZE_MODE)PRO_DCACHE_BLOCKSIZE_MODE 0 (PRO_DCACHE_INVALIDATE_ENA)PRO_DCACHE_INVALIDATE_ENA 0 (PRO_DCACHE_INVALIDATE_DONE)PRO_DCACHE_INVALIDATE_DONE 0 (PRO_DCACHE_FLUSH_ENA)PRO_DCACHE_FLUSH_ENA 0 (PRO_DCACHE_FLUSH_DONE)PRO_DCACHE_FLUSH_DONE 0 (PRO_DCACHE_CLEAN_ENA)PRO_DCACHE_CLEAN_ENA 0 (PRO_DCACHE_CLEAN_DONE)PRO_DCACHE_CLEAN_DONE 0 (PRO_DCACHE_LOCK0_EN)PRO_DCACHE_LOCK0_EN 0 (PRO_DCACHE_LOCK1_EN)PRO_DCACHE_LOCK1_EN 0 (PRO_DCACHE_AUTOLOAD_ENA)PRO_DCACHE_AUTOLOAD_ENA 0 (PRO_DCACHE_AUTOLOAD_DONE)PRO_DCACHE_AUTOLOAD_DONE 0 (PRO_DCACHE_PRELOAD_ENA)PRO_DCACHE_PRELOAD_ENA 0 (PRO_DCACHE_PRELOAD_DONE)PRO_DCACHE_PRELOAD_DONE 0 (PRO_DCACHE_UNLOCK_ENA)PRO_DCACHE_UNLOCK_ENA 0 (PRO_DCACHE_UNLOCK_DONE)PRO_DCACHE_UNLOCK_DONE 0 (PRO_DCACHE_LOCK_ENA)PRO_DCACHE_LOCK_ENA 0 (PRO_DCACHE_LOCK_DONE)PRO_DCACHE_LOCK_DONE

Description

register description

Fields

PRO_DCACHE_ENABLE

The bit is used to activate the data cache. 0: disable, 1: enable
PRO_DCACHE_SETSIZE_MODE

The bit is used to configure cache memory size.0: 8KB, 1: 16KB
PRO_DCACHE_BLOCKSIZE_MODE

The bit is used to configure cache block size.0: 16 bytes, 1: 32 bytes
PRO_DCACHE_INVALIDATE_ENA

The bit is used to enable invalidate operation. It will be cleared by hardware after invalidate operation done.
PRO_DCACHE_INVALIDATE_DONE

The bit is used to indicate invalidate operation is finished.
PRO_DCACHE_FLUSH_ENA

The bit is used to enable flush operation. It will be cleared by hardware after flush operation done.
PRO_DCACHE_FLUSH_DONE

The bit is used to indicate flush operation is finished.
PRO_DCACHE_CLEAN_ENA

The bit is used to enable clean operation. It will be cleared by hardware after clean operation done.
PRO_DCACHE_CLEAN_DONE

The bit is used to indicate clean operation is finished.
PRO_DCACHE_LOCK0_EN

The bit is used to enable pre-lock operation which is combined with PRO_DCACHE_LOCK0_ADDR_REG and PRO_DCACHE_LOCK0_SIZE_REG.
PRO_DCACHE_LOCK1_EN

The bit is used to enable pre-lock operation which is combined with PRO_DCACHE_LOCK1_ADDR_REG and PRO_DCACHE_LOCK1_SIZE_REG.
PRO_DCACHE_AUTOLOAD_ENA

The bit is used to enable and disable conditional-preload operation. It is combined with pre_dcache_autoload_done. 1: enable, 0: disable.
PRO_DCACHE_AUTOLOAD_DONE

The bit is used to indicate conditional-preload operation is finished.
PRO_DCACHE_PRELOAD_ENA

The bit is used to enable preload operation. It will be cleared by hardware after preload operation done.
PRO_DCACHE_PRELOAD_DONE

The bit is used to indicate preload operation is finished.
PRO_DCACHE_UNLOCK_ENA

The bit is used to enable unlock operation. It will be cleared by hardware after unlock operation done.
PRO_DCACHE_UNLOCK_DONE

The bit is used to indicate unlock operation is finished.
PRO_DCACHE_LOCK_ENA

The bit is used to enable lock operation. It will be cleared by hardware after lock operation done.
PRO_DCACHE_LOCK_DONE

The bit is used to indicate lock operation is finished.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data